

PGT120N040G

40V 194A 1.2mΩ Si N-channel Enhancement Mode Split gate MOSFET



POWERCUBESEMI, INC.
Potential · Convergence · Smart



Features

Si N channel Enhancement Mode Split gate MOSFET

- Rated to 40V at 194Amps @ $T_C = 25^\circ\text{C}$
- Max $R_{DS(on)} = 1.4 \text{ m}\Omega$
- Gate Charge(Typ. $Q_G=181 \text{ nC}$)
- Surface-mounted package
- Low Thermal Resistance
- MSL1

Application

- Motor Drivers
- DC-DC Converter



PKG type : PDFN5060-8L

Absolute Maximum Ratings

$T_C=25^\circ\text{C}$ Unless Otherwise Noted

Symbol	Parameter	Test Condition	Value	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	40	V
I_D^*	Drain Current	$V_{GS}=10\text{V}$, $T_C=25^\circ\text{C}$	194	A
$I_{DM}^{*, **}$	Pulsed Drain Current	$V_{GS}=10\text{V}$, $T_C=25^\circ\text{C}$	776	A
V_{GS}	Gate-Source Voltage	$T_C=25^\circ\text{C}$	± 20	V
E_{AS}^*	Single Pulsed Avalanche Energy	$V_{DD}=40\text{V}$, $L=1.0\text{mH}$	1012	mJ
P_D^*	Power Dissipation	$T_C=25^\circ\text{C}$	113	W
T_J	Junction Temperature		175	$^\circ\text{C}$
T_{stg}	Storage Temperature		-55 to 175	$^\circ\text{C}$
$R_{\theta JA}^*$	Thermal Resistance – Junction to Ambient		41.9	$^\circ\text{C}/\text{W}$
$R_{\theta JC}^*$	Thermal Resistance – Junction to Case		1.1	$^\circ\text{C}/\text{W}$

Note :

* Surface Mounted on 1 in² pad area, t ≤ 10 sec.

** Pulse Width ≤ 10μs, duty cycle ≤ 1%

*** Limited by bonding wire

Electrical Characteristics $T_C=25^\circ\text{C}$ Unless Otherwise Noted

Static Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	40	-	-	V
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250\mu\text{A}$	1	-	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}} = 32\text{V}, V_{\text{GS}} = 0\text{V}$	-	-	1	μA
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}} = \pm 20\text{V}, V_{\text{DS}} = 0\text{V}$	-	-	± 100	nA
$R_{\text{DS}(\text{ON})}$	Static Drain-Source on state Resistance	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 20\text{A}$	-	1.2	1.4	$\text{m}\Omega$

Dynamic Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=20\text{V}, f=1\text{MHz}$	-	11268	-	pF
C_{oss}	Output Capacitance		-	802	-	
C_{rss}	Reverse Transfer Capacitance		-	221	-	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DS}}=20\text{V}, V_{\text{GEN}}=10\text{V}, R_{\text{G}}=4.5\Omega, R_{\text{L}}=1\Omega, I_{\text{DS}}=20\text{A}$	-	25	-	ns
T_r	Turn-On Rise Time		-	50	-	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		-	139	-	
T_f	Turn-Off Rise Time		-	55	-	

Gate Charge Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
Q_G	Total Gate Charge	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{DS}}=20\text{A}$	-	181	-	nC
Q_{GS}	Gate-Source Charge		-	41	-	
Q_{GD}	Gate-Drain Charge		-	24	-	


Diode Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
V_{SD}	Diode Forward Voltage	$I_{\text{SD}}=20\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.3	V
T_{rr}	Reverse Recovery Time	$I_{\text{DS}}=20\text{A}, V_{\text{GS}}=0\text{V}, dI_{\text{SD}}/dt=100\text{A}/\mu\text{s}$	-	42	-	ns
Q_{rr}	Reverse Recovery Charge		-	40	-	nC





Package Marking and Ordering Information

Device Marking	Device	Package	Packing Method	Tape width	Quantity
PGT120N040G	PGT120N040	PDFN5060	-	-	5000 unit

Pin Description

Pin	Description	Simplified Outline
1, 2, 3	Source (S)	
4	Gate (G)	
5, 6, 7, 8	Drain (D)	

Typical Characteristics



Typical Characteristics




Figure 5. Output Characteristics




Figure 6. On-Resistance




Figure 7. Transfer Characteristics




Figure 8. Normalized Threshold Voltage

Typical Characteristics




Figure 9. Normalized On-Resistance




Figure 10. Diode Forward Current




Figure 11. Capacitance





Figure 12. Gate Charge

Package Outline



SYMBOL	DIMENSION		NOTES
	MIN	MAX	
A	0.95	1.05	
A1	0.00	0.05	
A3	0.254 REF		
b	0.31	0.51	
b1	0.03	0.13	
b2	0.21	0.41	
D	5.15 BSC		
D1	5.00 BSC		
D2	3.70	3.90	
E	6.15 BSC		
E1	6.00 BSC		
E2	3.56	3.76	
e	1.27 BSC		
L	0.51	0.71	
M	0.51	0.71	
P	10°	12°	
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		

