

PGT450N150T

150V 220A 4.5mΩ Si N-channel Enhancement Mode Split gate MOSFET


Features

Si N channel Enhancement Mode Split gate MOSFET


- Rated to 150V at 220Amps @ $T_C = 25^\circ\text{C}$
- Max $R_{DS(on)} = 5.0\text{ m}\Omega$
- Gate Charge(Typ. $Q_G=158\text{ nC}$)
- Surface-mounted package
- Advanced Trench Cell Design
- Super Trench
- MSL1

Application

- Power Tool Applications
- High Power Inverter System
- BMS Applications



PKG type : TOLL 8L



Absolute Maximum Ratings

$T_C=25^\circ\text{C}$ Unless Otherwise Noted

Symbol	Parameter	Test Condition	Value	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150	V
I_D^*	Drain Current	$V_{GS}=10V, T_C=25^\circ\text{C}$	220	A
$I_{DM}^{*,**}$	Pulsed Drain Current	$V_{GS}=10V, T_C=25^\circ\text{C}$	103	A
V_{GS}	Gate-Source Voltage	$T_C=25^\circ\text{C}$	± 20	V
E_{AS}^*	Single Pulsed Avalanche Energy	$V_{DD}=100V, L=1.0mH$	1250	mJ
P_D^*	Power Dissipation	$T_C=25^\circ\text{C}$	288	W
T_J	Junction Temperature		175	$^\circ\text{C}$
T_{stg}	Storage Temperature		-55 to 175	$^\circ\text{C}$
$R_{\theta JA}^*$	Thermal Resistance – Junction to Ambient		40	$^\circ\text{C}/\text{W}$
$R_{\theta JC}^*$	Thermal Resistance – Junction to Case		0.52	$^\circ\text{C}/\text{W}$

Note :

* Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$

** Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$

*** limited by bonding wire.

Electrical Characteristics $T_C=25^\circ\text{C}$ Unless Otherwise Noted

Static Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
$B_{V_{DS}}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	150	-	-	V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2	-	4	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 120V, V_{GS} = 0V$	-	-	1	μA
I_{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	± 100	nA
$R_{DS(ON)}$	Static Drain-Source on state Resistance	$V_{GS} = 10V, I_D = 50A$	-	4.5	5.0	m Ω

Dynamic Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=75V, f=1\text{MHz}$	-	9320	-	pF
C_{oss}	Output Capacitance		-	570	-	
C_{rss}	Reverse Transfer Capacitance		-	60	-	
$T_{d(on)}$	Turn-On Delay Time	$V_{DS}=75V, V_{GEN}=10V, R_G=3.9\Omega, R_L=1.5\Omega, I_{DS}=50A$	-	24	-	ns
T_r	Turn-On Rise Time		-	70	-	
$T_{d(off)}$	Turn-Off Delay Time		-	112	-	
T_f	Turn-Off Rise Time		-	75	-	

Gate Charge Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
Q_G	Total Gate Charge	$V_{DS}=75V, V_{GS}=10V, I_{DS}=50A$	-	158	-	nC
Q_{GS}	Gate-Source Charge		-	48	-	
Q_{GD}	Gate-Drain Charge		-	39	-	


Diode Characteristics

Symbol	Parameter	Test Condition	Numerical			Unit
			Min	Typ.	Max.	
V_{SD}	Diode Forward Voltage	$I_{SD}=50A, V_{GS}=0V$	-	-	1.3	V
T_{rr}	Reverse Recovery Time	$I_{DS}=50A, V_{GS}=0V, di_{SD}/dt=100A/\mu s$	-	115	-	ns
Q_{rr}	Reverse Recovery Charge		-	480	-	nC

Package Marking and Ordering Information

Device Marking	Device	Package	Packing Method	Tape width	Quantity
PGT450N150T	PGT450N150	TOLL 8L	-	-	2000 unit

Pin Description

Pin	Description	Simplified Outline
1	Gate (G)	 <p>The diagram shows a square package with a central circular pad. Pin 1 is located at the top center. Pins 2 through 8 are located along the bottom edge, numbered 1 to 8 from left to right. Pin 9 is located at the top center, overlapping with pin 1.</p>
2, 3, 4, 5, 6, 7, 8	Source (S)	
9	Drain (D)	

Typical Characteristics




Figure 1. Power Capability




Figure 2. Current Capability




Figure 3. Safe Operating Area




Figure 4. Transient Thermal Impedance

Typical Characteristics




Figure 5. Output Characteristics




Figure 6. On-Resistance




Figure 7. Transfer Characteristics




Figure 8. Normalized Threshold Voltage

Typical Characteristics




Figure 9. Normalized On-Resistance




Figure 10. Diode Forward Current




Figure 11. Capacitance





Figure 12. Gate Charge

Package Outline

Unit : mm



SYMBOL	DIMENSION		NOTES
	MIN	MAX	
A	2.20	2.40	
b	0.70	0.90	
b1	9.70	9.90	
b2	0.42	0.50	
c	0.40	0.60	
D	10.28	10.58	
D2	3.10	3.50	
E	9.70	10.10	
E1	7.90	8.30	
e	1.20 BSC		
H	11.48	11.88	
H1	6.75	7.15	
N	8		
J	3.00	3.30	
K1	3.98	4.38	
L	1.40	1.80	
L1	0.60	0.80	
L2	0.50	0.70	
L4	1.00	1.30	
θ	4°	10°	